UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/782,231	02/19/2004	Lothar Benedict Erhard Josef Moeller	Moeller 19-8	5230

46850   7590   01/03/2007
MENDELSOHN & ASSOCIATES, P.C.
1500 JOHN F. KENNEDY BLVD., SUITE 405
PHILADELPHIA, PA 19102

EXAMINER
KIM, DAVID S

ART UNIT	PAPER NUMBER
2613	

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	01/03/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)
Office Action Summary	10/782,231	MOELLER ET AL.
	Examiner	Art Unit	
	David S. Kim	2613	

-- *The MAILING DATE of this communication appears on the cover sheet with the correspondence address* --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE <u>3</u> MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) ☒ Responsive to communication(s) filed on <u>2/19/04, 5/16/05, 7/13/05</u>.

2a) ☐ This action is **FINAL.**   2b) ☒ This action is non-final.

3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) ☒ Claim(s) <u>1-24</u> is/are pending in the application.

    4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) ☐ Claim(s) _____ is/are allowed.

6) ☒ Claim(s) <u>1-24</u> is/are rejected.

7) ☐ Claim(s) _____ is/are objected to.

8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) ☐ The specification is objected to by the Examiner.

10) ☒ The drawing(s) filed on <u>18 March 2004</u> is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.

    Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

    Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

    a) ☐ All   b) ☐ Some * c) ☐ None of:

      1. ☐ Certified copies of the priority documents have been received.

      2. ☐ Certified copies of the priority documents have been received in Application No. _____.

      3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

    * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)

2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) ☒ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____.

4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.

5) ☐ Notice of Informal Patent Application

6) ☐ Other: _____.

DETAILED ACTION

Drawings

1.   The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the following feature(s) must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

For claims 5 and 19, the drawings do not show (claim 5) "wherein the first decision threshold value is different from the second decision threshold value" or (claim 19) "wherein the first and second decision circuits use different decision threshold values".

2.   Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

3.   The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the

applicant for patent, except that an international application filed under the treaty defined in section
351(a) shall have the effects for purposes of this subsection of an application filed in the United States
only if the international application designated the United States and was published under Article
21(2) of such treaty in the English language.

4.   **Claims 1-2, 7, 9, 11-12, 14, 16, 18 and 20-22** are rejected under 35 U.S.C. 102(a) and (e) as

being anticipated by Josef Moeller (U.S. Patent Application Publication No. US 2003/0170022 A1,

hereinafter "Moeller").

Regarding claim 1, Moeller discloses:

A method of signal processing, comprising:

converting an optical signal into an electrical signal having an amplitude corresponding to optical

power of the optical signal (e.g., 230 in Fig. 2, 530 in Fig. 5);

sampling the electrical signal using two or more sampling windows to generate two or more bit

estimate values (multiple sampling points in Fig. 4); and

applying a logical function to the two or more bit estimate values to generate a bit sequence

corresponding to the optical signal (e.g., gate 260 in Fig. 2, gate 570 in Fig. 5).

Regarding claim 2, Moeller discloses:

The method of claim 1, wherein the two or more sampling windows correspond to a single

signaling interval (the multiple sampling points in Fig. 4 correspond to one bit slot).

Regarding claim 7, Moeller discloses:

The method of claim 1, comprising:

generating a first clock signal based on the electrical signal (10 GHz clock tone in paragraph

[0021]);

multiplying a frequency of the first clock signal to generate a second clock signal (40 GHz clock

from 1:4 frequency multiplier in paragraph [0021]); and

sampling the electrical signal at a sampling rate corresponding to the second clock signal to

generate a bit stream carrying first and second bit estimate values (sampling according to the 40 GHz

clock in paragraph [0021]).

Regarding claim 9, Moeller discloses:

The method of claim 1, comprising:

generating a clock signal based on the electrical signal (40 GHz clock from 1:4 frequency multiplier in paragraph [0021]);

sampling first and second copies of the electrical signal at a sampling rate corresponding to the clock signal (sampling according to the 40 GHz clock in paragraph [0021]), wherein:

the first copy is sampled to generate a first bit estimate value (values of top input to gate 260 in Fig. 2);

the second copy is sampled to generate a second bit estimate value (values of bottom input to gate 260 in Fig. 2); and

the first and second copies are sampled with a relative time delay (delay 280 in Fig. 2).

Regarding claim 11, Moeller discloses:

An optical receiver, comprising:

a signal converter adapted to convert an optical signal into an electrical signal having an amplitude corresponding to optical power of the optical signal (e.g., 230 in Fig. 2, 530 in Fig. 5); and

a decoder coupled to the signal converter and adapted to:

(i) sample the electrical signal using two or more sampling windows to generate two or more bit estimate values (multiple sampling points in Fig. 4); and

(ii) apply a logical function to the two or more bit estimate values to generate a bit sequence corresponding to the optical signal (e.g., gate 260 in Fig. 2, gate 570 in Fig. 5).

Regarding claim 12, Moeller discloses:

The receiver of claim 11, wherein the two or more sampling windows correspond to a single signaling interval (the multiple sampling points in Fig. 4 correspond to one bit slot).

Regarding claim 14, Moeller discloses:

The receiver of claim 11, comprising:

a decision circuit (e.g., decision circuit 240 in Fig. 2) coupled to the signal converter;

a clock recovery circuit coupled to the signal converter and adapted to generate a first clock signal based on the electrical signal (implied circuitry for recovering the 10 GHz clock tone in paragraph [0021]); and

a clock multiplier coupled between the clock recovery circuit and the decision circuit and adapted to multiply a frequency of the first clock signal to generate a second clock signal (40 GHz clock from 1:4 frequency multiplier in paragraph [0021]), wherein the decision circuit is adapted to sample the electrical signal at a sampling rate corresponding to the second clock signal to generate a bit stream carrying first and second bit estimate values (sampling according to the 40 GHz clock in paragraph [0021]).

Regarding claim 16, Moeller discloses:

The receiver of claim 11, comprising:

first and second decision circuits (560_1 and 560_2 in Fig. 5), each coupled to the signal converter;

a clock recovery circuit (10 Gb/s Clk) coupled between the signal converter and the first and second decision circuits and adapted to generate a clock signal based on the electrical signal, wherein:

each decision circuit is adapted to sample the electrical signal at a sampling rate corresponding to the clock signal (sampling in paragraph [0034]);

the first decision circuit is adapted to generate a first bit estimate value (e.g., 560_1 in Fig. 5):

the second decision circuit is adapted to generate a second bit estimate value (e.g., 560_2 in Fig. 5); and

the first and second decision circuits sample the electrical signal with a relative time delay (time delay in Fig. 5).

Regarding claim 18, Moeller discloses:

The receiver of claim 16, wherein each decision circuit is adapted to:

integrate the electrical signal over a sampling window to generate an integration result; and

compare the integration result with a decision threshold value to generate a bit estimate value (integration is implied in the decision circuit 240 to generate an integration result for comparison with the decision threshold of Fig. 4 to generate the output bit estimate values).

Regarding claims 20-22, claims 20, 21, and 22 are system claims that introduce limitations that correspond to the limitations introduced by receiver claims 11, 12, and 13, respectively. Therefore, the recited means in receiver claims 11-13 read on the corresponding means in system claims 20-22.

Claim Rejections - 35 USC § 103

5.   The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness

rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6.   This application currently names joint inventors. In considering patentability of the claims under

35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly

owned at the time any inventions covered therein were made absent any evidence to the contrary.

Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of

each claim that was not commonly owned at the time a later invention was made in order for the

examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior

art under 35 U.S.C. 103(a).

7.   **Claims 3-5, 8, 10, 15, 17, 19, and 23-24** are rejected under 35 U.S.C. 103(a) as being

unpatentable over Moeller.

Regarding claim 3, Moeller discloses:

The method of claim 1, wherein:

each sampling window has a width (each sampling point in Fig. 4 has its own finite width);

the electrical signal has a series of waveforms comprising first and second pluralities of

waveforms, wherein each waveform of the first plurality represents a binary "0" and each waveform of the

second plurality represents a binary "1" (waveforms below the threshold represent "0", waveforms above

the threshold represent "1"); and

for each sampling window:

a waveform is integrated over the sampling window width to generate a corresponding bit

estimate value (integration is implied in the decision circuit 240 to generate the output bit estimate

values); and

Moeller does not expressly disclose:

the sampling window width is selected to reduce contribution of the second plurality of waveforms into integration results corresponding to the first plurality of waveforms.

However, such a selection of sampling window width is intuitively obvious. At the time the invention was made, it would have been obvious to one of ordinary skill in the art to provide such a selection of sampling window width. One of ordinary skill in the art would have been motivated to do this in view of an obviously undesirable counterexample. That is, consider the option of a sampling window that is as wide as the bit slot. With such a wide sampling window, the "1" waveforms of pulses with timing jitter from adjacent bit slots can adversely contribute to the integration results corresponding to "0" waveforms. This contribution can lead to inaccurate sampling results. Accordingly, it follows that one would be motivated to select a sampling window width to reduce this contribution, e.g., a sampling window width that is narrower than the bit slot.

Regarding claim 4, Moeller discloses:

The method of claim 1, wherein:

sampling the electrical signal comprises:

integrating the electrical signal over a first sampling window to generate a first integration result (integration for the left sampling point in Fig. 4 is implied in the decision circuit 240 to generate the output bit estimate values);

comparing the first integration result with a first decision threshold value to generate a first bit estimate value (e.g., threshold in Fig. 4);

integrating the electrical signal over a second sampling window to generate a second integration result (integration for the right sampling point in Fig. 4 is implied in the decision circuit 240 to generate the output bit estimate values); and

comparing the second integration result with a second decision threshold value to generate a second bit estimate value (e.g., threshold in Fig. 4).

Moeller does not expressly disclose:

applying the logical function comprises applying an "AND" function to the first and second bit estimate values to generate a bit of the bit sequence.

Rather, Moeller discloses the application of an "OR" function (e.g., gate 260 in Fig. 2, gate 570 in Fig. 5) logic circuitry. Still, Moeller does disclose the option of applying other alternative circuitry (paragraph [0020]). The usage of the "OR" function is to reduce the error probability for logical "1" values (paragraph [0027]). Logically speaking, an "AND" function is an "OR" function for "0" values. That is, a regular "OR" function outputs a "1" if any input is a "1". Similar in operation, a regular "AND" function outputs a "0" if any input is a "0". At the time the invention was made, it would have been obvious to one of ordinary skill in the art to notice that such similar operation is an obvious variation of the method of Moeller. One of ordinary skill in the art would have been motivated to employ an "AND" function for the similar reason of employing an "OR" function, i.e., to reduce the probability for a particular bit estimate value, e.g., "0" values.

Regarding claim 5, Moeller does not expressly disclose:

The method of claim 4, wherein the first decision threshold value is different from the second decision threshold value.

However, setting different threshold values is an obvious practice for the method of Moeller. One of ordinary skill in the art would have been motivated to do this to provide design flexibility in addressing various sources of noise in decision circuit 240, with consideration of timing jitter. For example, lower threshold values may help avoid spontaneous beat noise at the mark level of a sampling window, and higher threshold values may help avoid spontaneous beat noise and thermal noise at the space level of a sampling window. Employing different threshold values at different sampling points allows one to vary the influence of these various sources of noises at different sampling points, thus providing a practitioner with the ability to tailor the operation of decision circuit 240 for various bit patterns.

Regarding claim 8, Moeller discloses:

The method of claim 7, comprising:

separating the first and second bit estimate values from the bit stream while discarding all other bits of the bit stream (demultiplexer 250 in Fig. 2).

Moeller does not expressly disclose:

applying an "AND" function to the first and second bit estimate values to generate a bit of the bit sequence.

Claim 4 introduces a similar limitation. An obviousness argument is applied to address this similar limitation in the treatment of claim 4 above. Similarly, the same obviousness argument is applied here to address this corresponding limitation in claim 8.

Regarding claim 10, Moeller does not expressly disclose:

The method of claim 9, comprising applying an "AND" function to the first and second bit estimate values to generate a bit of the bit sequence.

Claim 4 introduces a similar limitation. An obviousness argument is applied to address this similar limitation in the treatment of claim 4 above. Similarly, the same obviousness argument is applied here to address this corresponding limitation in claim 10.

Regarding claim 15, Moeller discloses:

The receiver of claim 14, comprising:

a de-multiplexer (250 in Fig. 2) having an input port and a plurality of output ports, wherein:

the input port is coupled to the decision circuit (240 in Fig. 2);

a first output port is adapted to receive a signal corresponding to the first bit estimate value (top output port to gate 260); and

a second output port is adapted to receive a signal corresponding to the second bit estimate value (bottom output port to gate 260); and

Moeller does not expressly disclose:

an "AND" gate coupled to the first and second output ports and adapted to apply an "AND" function to the first and second bit estimate values to generate a bit of the bit sequence.

Claim 4 introduces a similar limitation. An obviousness argument is applied to address this similar limitation in the treatment of claim 4 above. Similarly, the same obviousness argument is applied here to address this corresponding limitation in claim 15.

Regarding claim 17, Moeller does not expressly disclose:

The receiver of claim 16, comprising an "AND" gate coupled to the first and second decision circuits and adapted to apply an "AND" function to the first and second bit estimate values to generate a bit of the bit sequence.

Claim 4 introduces a similar limitation. An obviousness argument is applied to address this similar limitation in the treatment of claim 4 above. Similarly, the same obviousness argument is applied here to address this corresponding limitation in claim 17.

Regarding claim 19, Moeller does not expressly disclose:

The receiver of claim 18, wherein the first and second decision circuits use different decision threshold values.

Claim 5 introduces a similar limitation. An obviousness argument is applied to address this similar limitation in the treatment of claim 5 above. Similarly, the same obviousness argument is applied here to address this corresponding limitation in claim 19.

Regarding claims 23-24, claims 23 and 24 are system claims that introduce limitations that correspond to the limitations introduced by receiver claims 15 and 17, respectively. Therefore, the recited means in receiver claims 15 and 17 read on the corresponding means in system claims 23-24.

8.   **Claims 6 and 13** are rejected under 35 U.S.C. 103(a) as being unpatentable over Moeller as applied to the claims above, and further in view of Yonenaga et al. ("Dispersion-tolerant optical transmission system using duobinary transmitter and binary receiver", hereinafter "Yonenaga").

Regarding claim 6, Moeller does not expressly disclose:

The method of claim 1, wherein the optical signal is an optical duobinary signal.

Although Moeller considers return-to-zero (RZ) coding (paragraph [0017]), notice the duobinary coding of Yonenaga (p. 1530, col. 2, middle paragraph – p. 1531, 1st paragraph). At the time the invention was made, it would have been obvious to one of ordinary skill in the art to employ the duobinary coding of

Yonenaga. One of ordinary skill in the art would have been motivated to do this for any of the following

advantages: higher tolerance to fiber chromatic dispersion that limits transmission distance and

suppression of stimulated Brillouin scattering (SBS) (Yonenaga, p. 1530-1531, bridging paragraph).

Regarding claim 13, Moeller in view of Yonenaga discloses:

The receiver of claim 11, wherein the optical signal is an optical duobinary signal (Yonenaga, p.

1530, col. 2, middle paragraph – p. 1531, 1st paragraph).

Double Patenting

9.   The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in
public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise
extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple
assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the
conflicting claims are not identical, but at least one examined application claim is not patentably distinct
from the reference claim(s) because the examined application claim is either anticipated by, or would
have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226
(Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d
887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re
Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644
(CCPA 1969).
        A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to
overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided
the conflicting application or patent either is shown to be commonly owned with this application, or
claims an invention made as a result of activities undertaken within the scope of a joint research
agreement.
        Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer.
A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

10.   **Claims 1, 9, 11, 16, and 18-20** are provisionally rejected on the ground of nonstatutory

obviousness-type double patenting as being unpatentable over claims 1, 14, 23, and 25-27 of copending

Application No. 10/827,824. Although the conflicting claims are not identical, they are not patentably

distinct from each other because the invention of the copending application is an obvious variation of the

invention of the instant application.

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims

have not in fact been patented.

Regarding claim 1, consider claim 1 of the copending application. Claim 1 of the copending

application discloses corresponding limitations of the step of converting, the step of sampling, and the

step of applying a logical function.

Regarding claim 9, consider claim 23 of the copending application. Claim 23 of the copending application discloses the corresponding limitations of the step of sampling first and second copies of the electrical signal (implied by the first and second decision circuits of claim 23 of the copending application both being coupled to the signal converter and adapted to sample the electrical signal), the step of generating a first bit estimate value, the step of generating a second bit estimate value, and the relative time delay.

Claim 23 of the copending application does not expressly disclose the limitation of the step of generating a clock signal and the limitation of sampling the electrical signal at a sampling rate corresponding to the clock signal. However, generating a clock signal is extremely common in the art. Also, it is extremely common practice for to sample an electrical signal at a sampling rate corresponding to the generated clock signal. At the time the invention was made, it would have been obvious to one of ordinary skill in the art to employ such limitations in the invention of claim 9 of the instant application. One of ordinary skill in the art would have been motivated to do this since data receivers generally employ these steps for the purpose of determining a proper time to sample an incoming data signal within a properly synchronized bit slot.

Regarding claim 11, consider claim 14 of the copending application. Claim 14 of the copending application discloses the corresponding limitations of the signal converter and the decoder.

Regarding claim 16, consider claim 23 of the copending application. Claim 23 of the copending application discloses the corresponding limitations of the first and second decision circuits and the relative time delay.

Claim 23 of the copending application does not expressly disclose the clock recovery circuit limitation and the limitation of each decision circuit being adapted to sample the electrical signal at a sampling rate corresponding to the clock signal. However, clock recovery circuits are extremely common in the art. Also, it is extremely common practice for a decision circuit to be adapted to sample an electrical signal at a sampling rate corresponding to the clock signal from a clock recovery circuit. At the

time the invention was made, it would have been obvious to one of ordinary skill in the art to employ such limitations in the invention of claim 16 of the instant application. One of ordinary skill in the art would have been motivated to do this since data receivers generally employ this arrangement for the purpose of determining a proper time to sample an incoming data signal within a properly synchronized bit slot.

 Regarding claim 18, consider claim 25 of the copending application. Claim 25 of the copending application discloses the corresponding limitation of integrating the electrical signal over a sampling window to generate an integration result (corresponds to "sample of the electrical signal" in claim 25 of the copending application) and the corresponding limitation of comparing the integration result with a decision threshold value to generate a bit estimate value (corresponds to "compare a sample of the electrical signal with a decision threshold to generate an output-bit value" in claim 25 of the copending application).

 Regarding claim 19, consider claim 26 of the copending application. Claim 26 of the copending application discloses the corresponding use of two different threshold values.

 Regarding claim 20, consider claim 27 of the copending application. Claim 27 of the copending application discloses corresponding limitations of the signal converter and the decoder.

Conclusion

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to David S. Kim whose telephone number is 571-272-3033. The examiner can normally be reached on Mon.-Fri. 9 AM to 5 PM (EST).

 If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kenneth N. Vanderpuye can be reached on 571-272-3078. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

DSK

KENNETH VANDERPUYE
SUPERVISORY PATENT EXAMINER